# **RAiO RA8875**

# Character/Graphic TFT LCD Controller

# **Specification**

Version 1.0 March 27, 2013

RAiO Technology Inc. ©Copyright RAiO Technology Inc. 2010, 2011, 2012, 2013



### **1** Description

RA8875 is a text/graphic mixed display with 2 layers TFT LCD controller. It is designed to meet the requirement of middle size TFT module up to 800x480 pixels with characters or 2D graphic application. Embedded 768KB display RAM provides user a flexible solution for displaying buffer of almost application. Besides, optional external serial flash is capable to provide the up to 32x32pixels font bitmap for BIG5/GB coding. For graphic usage, RA8875 supports a 2D Block Transfer Engine(BTE) that is compatible with 2D BitBLT function for processing the mass data transfer. The advanced geometric speed-up engine provides user an easy way to draw the programmable geometric shape by hardware, like line, square, circle and ellipse. Besides, for different end-user applications, many powerful functions are integrated with RA8875, such as scroll function, floating window display, graphic pattern and font enlargement function. These functions will save user a large of software effort during development period.

RA8875 is a powerful and cheap choice for color display application. To reduce the system cost, RA8875 provides low cost and easy-to-use 8080/6800 parallel MCU interface. Because of the powerful hardware speed-up function embedded in it, less data transfer is needed so more efficiency is improved, RA8875 also provides serial SPI/I2C I/F with ultra-low pin-count. Useful device controller, such as flexible 4-wire touch panel controller, PWM for adjusting panel back-light are also included to reduce the system cost for customer. With the RA8875 design-in, user can achieve an easy-to-use, low-cost and high performance system comparing with the other solution.

#### 2 Feature

- Support Text/Graphic Mixed Display Mode.
- Embedded 768KB DDRAM.
- Color Depth TFT: 256/4K/65K Colors.
- Supporting TFT 8/12/16 bpp Generic RGB Interface.
- Supporting TFT Panel Size:
  - 800x480 Pixels 2 Layers @ 256 Colors.
  - 800x480 Pixels 1 Layer @ 64K Colors.
  - 480x272 Pixels 2 Layers @ 64K Colors.
- Supporting MPU Interface :
  - 8080/6800 with 8/16 Data Bus Width
  - I2C or 3/4-Wires SPI I/F.
- Powerful Block Scrolling Function for Vertical or Horizontal Direction.
- Embedded 10KB Character ROM with Font Size 8x16 Dots and Supporting Character Set of ISO/IEC 8859-1/2/3/4.
- External Serial Flash/ROM SPI I/F Supporting.
- Supporting Genitop UNICODE/BIG5/GB Serial font ROM with 16X16/24x24/32X32 dots Font Size.
- Font Enlargement Function X1, X2, X3, X4 for Horizontal/Vertical Direction.
- Font Vertical Rotation Mode Function.

- Block Transfer Engine (BTE) Supports with 2D Function, Compatible with 2D BitBLT Function.
- Embedded Geometric Speed-up Engine.
- Programmable Text Cursor for Writing with Character.
- ♦ 32\*32 Pixel Graphic Cursor Function.
- User-defined Characters.
  256 Characters with 8\*16 dots.
- Supporting 32 User-defined Patterns of 8\*8 pixels, or 16 User-defined Pattern for 16\*16 pixels.
- Two Programmable PWM for Back-Light Adjusting or other's Application.
- Embedded 4-wire Touch Panel Controller.
- Sleep Mode with Low Power Consumption.
- Embedded Smart 4\*5 Key-Scan Controller.
- 4 Sets of Programmable GPO and a fixed GPOX.
- 5 Sets of Programmable GPI and a fixed GPIX
- Clock Source: Embedded Crystal Oscillator Circuit with Programmable PLL.
- Operation Voltage: 3.0V~3.6V.
- Package: LQFP-100pin.





### 3 Block Diagram

# 4 System Block Diagram





## 5 Pin Definition

#### 5-1 MPU Interface

Pin Name	I/O	Pin Description						
DB[15:0]	Ю	<b>Data Bus</b> These are data bus for data transfer between MPU and RA8875. When setting register number and register data, DB[7:0] is used. When writing data to display RAM, DB[15:0] is used according to data bus mode setting. DB[15:8] will be input and should be pull-low or pull-bigh when 8-bits data bus mode is used						
RD# (EN)	I	Enable/Read Enable When MPU interface (I/F (Data Read) , active low. When MPU I/F is 6800 active high.	) is 8080 series, series, this pin i	this pin is used as RI s used as EN signal (	D# signal (Enable),			
WR# (RW#)	Ι	Write/Read-Write When MPU I/F is 8080 se active low. When MPU I/F is 6800 read/write control). Active	eries, this pin is us series, this pin e high for read ar	sed as WR# signal (dat is used as RW# sign nd active low for write.	ta write) , nal (data			
CS#	I	Chip Select Input Low active chip select pir	٦.					
RS	I	Command / Data Select InputThe pin is used to select command/data cycle. $RS = 0$ , data Read/Writecycle is selected. $RS = 1$ , status read/command write cycle is selected.In 8080 interface, usually it connects to "A0" address pin.RSWR#Access Cycle00Data Write01101111Status Read						
C86	Ι	MPU Interface Select 0: 8080 interface is select 1: 6800 interface is select	ted ted					
PS	I	Parallel /Serial I/F Select Input 0: Parallel 8080/6800 I/F select 1: Serial 3/4-wire SPI or IIC I/F select. PS input is used to select the active MCU interface, it must be set correctly before the command /data cycle asserting. We also recommend that DB[15:0], RD#(EN), WR#(RW#), CS# and RS pin tie to low or high when using serial I/F.						
INT#	0	Interrupt Signal Output The interrupt output for M	IPU to indicate th	ne status of RA8875.				
WAIT#	0	Wait Signal Output This is a WAIT# output RA8875 can't access MP and could be used for MF	to indicate the U cycle when WA VU to poll busy sta	RA8875 is in busy st AIT# pin is active. It is a atus by connecting it to	ate. The ctive low I/O port.			



#### 5-2 Serial MCU Interface

Pin Name	I/O	Pin Description
SCL	0	SPI Clock 3-wires, 4-wires Serial or IIC I/F clock.
SDI (SDA)	I/O	<b>4-wires SPI Data Input/3-wire SPI Data</b> 4-wires SPI I/F: Data input for serial I/F. 3-wires SPI or IIC I/F: Bi-direction data for serial I/F.
SDO	0	<b>SPI Data Output</b> 4-wires SPI I/F: Data output for serial I/F. 3-wires SPI or IIC I/F: NC, if no use, please keep floating.
SCS#	0	SPI Chip Select Chip select pin for 3-wires or 4-wires serial I/F. IIC I/F : NC, please connect it to VDDP.
IICA[1:0]   IIC I/ Othe		<b>IIC I/F: IIC Address Select.</b> Other I/F: NC, please connect it to VDDP.
SIFS[1:0]	Ι	Serial Interface Selection 00 : NC. 01 : 3-Wire SPI 10 : 4-Wire SPI 11 : IIC

#### 5-3 LCD Panel Interface

Pin Name	I/O	Pin Description							
		<b>LCD Panel Data Bus</b> TFT LCD data bus output for Gate driver. RA8875 support 256/4K/64K color depth by register (REG[10h]), user can connect corresponding RGB bus for different setting. For unused pin please keep it as floating.							
PDAT[15:0]	0	Color Depth	Red	Green	Blue				
		256	PDAT[15:14]	PDAT[10:8]	PDAT[4:3]				
		4K	PDAT[15:12]	PDAT[10:7]	PDAT[4:1]				
		64K	PDAT[15:11]	PDAT[10:5]	PDAT[4:0]				
HSYNC	0	HSYNC Pulse Generic TFT interface signal.							
VSYNC	0	O VSYNC Pulse Generic TFT interface signal.							
PCLK	0	Pixel Clock Generic TFT interface signal.							
DE	0	Data Enable Generic TFT interface signal.							



#### 5-4 Serial Flash / ROM Interface

Pin Name	I/O	Pin Description
SFCL	0	External Serial Flash/ROM Clock Serial flash/ROM SPI I/F clock.
SFDI/SIO0	I/O	External Flash/ROM SPI Data Input Single mode: Data input for serial flash/ROM SPI I/F. Dual mode: The signal is used as bi-direction data #0(SIO0).
SFDO/SIO1	I/O	External Flash/ROM SPI Data Output Single mode: Data output for serial flash/ROM SPI I/F. Dual mode: The signal is used as bi-direction data #1(SIO1).
SFCS0#	0	External Flash/ROM SPI Chip Select 0 Chip select pin for serial flash/ROM SPI I/F #0.
SFCS1#	0	External Flash/ROM SPI Chip Select 1 Chip select pin for serial flash/ROM SPI I/F #1.

#### 5-5 Touch Interface

Pin Name	I/O	Pin Description
YN	А	<b>YN Signal for Touch Panel</b> 4-wire TP YN Control Signal.
YP	А	<b>YP Signal for Touch Panel</b> 4-wire TP YP Control Signal.
XN	А	XN Signal for Touch Panel 4-wire TP XN Control Signal.
ХР	А	<b>XP Signal for Touch Panel</b> 4-wire TP XP Control Signal.
ADC_VREF	А	<b>TP ADC Reference Voltage</b> This pin is the reference voltage for ADC as 0.5 VDD. The reference voltage could be generated by RA8875(default) or from external circuit.

#### 5-6 KeySCAN Interface

Pin Name	I/O	Pin Description
KOUT[3:0]/ (GPO[3:0])	0	Keypad Strobe Line or GPOs(General Purpose Output) Keypad matrix strobe lines outputs with open-drain. (Default). They could be programmed as GPOs by register setting, if don't use, please keep floating.
KIN[4:0]/ (GPI[4:0])	I	<b>Keypad Data Line or GPIs (General Purpose Input)</b> Keypad data inputs(Default), please add pull-up resister. They could be programmed as GPIs by register setting, if don't use, please connect it to GND.
GPOX	0	Extra GPO(General Purpose Output) Additional GPO signal. if don't use, please keep floating.
GPIX	Ι	Extra GPI(General Purpose Input) Additional GPI signal, if don't use, please connect it to GND.



#### 5-7 KEYSCAN Interface

Pin Name	I/O	Pin Description			
PWM1	0	PWM signal output 1			
PWM2	0	PWM signal output 2			

#### 5-8 Clock and Power Interface

Pin Name	I/O	Pin Description
ХІ	Ι	<b>Crystal Input Pin</b> Input pin for internal crystal circuit. It should be connected to external crystal circuit. That will generate the system clock for RA8875.
хо	0	<b>Crystal Output Pin</b> Output pin for internal crystal circuit. It should be connected to external crystal circuit. That will generate the system clock for RA8875.
RST#	Ι	<b>Reset Signal Input</b> This active-low input performs a hardware reset on the RA8875. It is a Schmitt-trigger input with pull-up resistor for enhanced noise immunity; however, care should be taken to ensure that it is not triggered if the supply voltage is lowered.
TEST[2:0]	I	<b>Test Mode Input</b> For chip test function, should be connected to GND for normal operation.
VDDP	Ρ	IO VDD 3.3V IO power input.
CORE_VDD	Ρ	<b>CORE VDD</b> 1.8 V Core power input.
LDO_VDD	Ρ	<b>LDO VDD Output</b> 1.8V power generated by internal LDO. It must connect bypass capacities to prevent power noise.
OSC_VDDP	Ρ	OSC IO VDD The separated OSC 3.3V IO power.
OSC_VDD	Ρ	<b>OSC VDD</b> OSC 1.8 V power output. It is used by OSC core. It is suggested to connect the bypass capacitor nearby the pad.
OSC_GNDP	Р	OSC IO GND The separated OSC IO ground signal.
OSC_GND	Ρ	OSC GND OSC ground signal and are internally connected to OSC_GNDP.
ADC_VDD	Ρ	ADC VDD ADC 3.3V power signal.
ADC_GND	Ρ	ADC GND ADC ground signal
GND	Ρ	GND IO Cell/Core ground signal



#### 6 Package





Item	Resolution	Color	Parallel MCU I/F	Serial MCU I/F	Int. DDRAM	Ext. DDRAM	T/P	2D + BTE	ASCII	Ext Font ROM	Key-Scan	GPIO	Pakage
RA8870	640x480	65K	8/16 Bit		270KB	1MB Parallel	4/5-Wries	Y	Y	1MB Parallel		6	LQFP-128, Die
RA8875	800x480	65K	8/16 Bit	3/4/IIC	768KB		4- Wires	Y	Y	1MB Serial	4x5	7	LQFP-100, Die

# RA8875 vs. RA8870

1	Remove 5-wires T/P.
2	Remove DAC and Analog Panel I/F.
3	Embedd DDRAM up to 768Kbytes.
4	Two pages for 320x240 65K-colors.
5	No external DDRAM I/F.
6	Change Parallel Font ROM to Genitop Serial Font ROM.
7	Geometric Speed-up Engine support "Ellipse" function.
8	Add 3/4-wires SPI, IIC .
9	Add 4x5 Smart Key-scan controller for multi-key press.
10	Packahe TQFP-128pins change to TQFP-100pins.